I. INrRODUCTION
In recent years, position-sensitive silicon detectors have become indispensable in high energy physics experiments. However, the use of silicon strip detectors for tracking in high multiplicity environments is complicated by so-called ghost hits (ambiguities of combined one-dimensional information collected from multiple planes of strip detectors), and the use of silicon pixel detectors is expensive due to their large number of readout channels. An ideal detector for the high multiplicity collisions appears to be the silicon drift detector (SiDD) [1, 2] . Notable features of the silicon drift detector, besides its high position and energy resolution and very good two track resolution, include its small (-G.1 pF), area-independent output capacitance, modest readout electronics requirements, and minimal need for cooling.
In this paper, we describe our work on SiDDs which have been fabricated on p-type silicon rather than on the more typically used n-type silicon. We have investigated the use of p-type silicon as the starting material for SiDDs because of several benefits possibly to be gained. High purity, p-type silicon grown by the float-zone process exhibits better radial dopant uniformity than n-type, float-zone silicon. High purity, n-type silicon with the dopant uniformity required for position-sensitive SiDDs must be initially grown as very pure p-type material via the float-zone technique and subsequently neutron transmutation doped. Neutron transmutation doped silicon is expensive and available only by special order; float-zone, p-type silicon, on the other hand, is readily available and relatively inexpensive. In addition, float-zone silicon is free of the radiation damage caused by the neutron transmutation doping process; the response of neutron-induced defects to thermal annealing is complicated and can result in uncontrollable changes in material resistivity during detector processing [3] . Moreover, there has been some evidence recently that ptype silicon is more radiation-resistant than n-type [4] . In the following sections, we describe the structure of the p-type silicon drift detector (pSiDD), the characterization of its position resolution, and the development of ion-implanted polycrystalline silicon resistors for biasing the detector.
II. DEVICE DESCRIPTION
We fabricated the pSiDDs on 3" diameter, 300 ~m thick, (111), 7ldl-cm, p-type, floatzone silicon. The process used to fabricate the detectors is described in detail elsewhere [5] . Figure 1 shows the structure of the position-sensitive pSiDD developed at LBL; the detector geometry was adapted from an n-type SiDD (nSiDD) designed by P. Rehak at Brookhaven National Laboratory. In this work, the nomenclature of the n-type SiDDs has been retained, and thus we will refer to then+ contacts as "cathodes" and the p+ contacts as "anodes." The pSiDD consists of 332 parallel cathodes formed on both sides of a p-type silicon substrate. The cathode pitch is 120 Jllll. At one end of the detector is a row of 178 anodes with 250 J..Lm pitch. Around the active region is a high voltage guard region consisting of 30 J.lm wide n+ strips. The guard structure is tapered so that there are more guard strips protecting the cathodes farther from the anodes (which will need to withstand higher voltages) than the cathodes nearer the anodes.
During detector operation, the cathodes are reverse biased to deplete the entire silicon substrate and to create a uniform electric field in the direction parallel to the surface. When electron-hole pairs are created by ionizing radiation passing through the detector, the electrons are quickly collected at the reverse biased cathodes. The holes, on the other hand, are focused down the center plane of the detector and drift at constant velocity toward the row of anodes at the low voltage end of the device. The transit time of the holes allows the distance of the incident radiation from the anode plane to be calculated. The distribution of the signal charge over the readout anodes gives the second position coordinate.
III. DETECTOR CHARACTERIZATION
We have studied the performance of the pSiDDs using measurements of a) the drift time vs. position of the incident radiation (i.e., the linearity of the detector response), b) energy resolution, and c) single-track and double-track position resolution. In the following sections, we discuss the results of each type of measurement.
At this point, we would like to stress that the nSiDD and pSiDD should have identical position resolution capabilities. This comment is based on the assumption that the spatial growth of the signal charge packet (either electrons or holes) as it drifts down the detector is governed by diffusion. Based on this assumption, it is readily shown that, at room temperature, the rms spatial spread in the packet width, o{x), is given by
where X 0 is the distance (in em) of the incident panicle's point of interaction on the drift detector from the collecting ancx:le, and E is the applied electric drift field (in V/cm), and is independent of any material properties. However, the speed with which the packet arrives at the collecting anodes is dependent on the carrier mobility, which is approximately three times less for holes than electrons. Therefore, if the drift detector signals were digitized at the anodes, the digitizing rate for the pSiDD could be about (J.l.WJ.le) times slower than for a nSiDD for the same number of sample points. Note also that the pSiDD peak amplitude would be (J.l.WJ.le) smaller than the nSiDD peak. In our single-track and double-track measurements of the pSiDD performance we used the electronics described above. For determination of the system time resolution, which we used to assess the position resolution in the drift dimension, we added a time-to-amplitude convener (T AC) module. The TAC, when connected to the multichannel analyzer, allowed us to make the required system time resolution measurements.
i) Single-track resolution
To be able to determine the position of a 'hit' on a SiDD, two 'times' are needed-the 'time-zero' at which the particles hit the SiDD, to. which is typically provided by another detector in the system, and the time that the hit signal arrives at the SiDD anodes, t 5 • The position, X 0 , of the hit on the SiDD is then calculated from:
where J.1 is the carrier mobility and E is the internal electric drift field. In the following we assume that any error in determining the position, X 0 , is directly due to errors in determining ts, or
The rms system time resolution, .1ts, is dependent on the signal level, V s, the rms system noise, V n. and shaping amplifier time constant, t, as follows: (4) providing V n << V s. and tr << t, where tr is the input signal rise time. Since, at short shaping amplifier time constants,
then (6) Therefore, the single-track time resolution should improve slowly with decreasing amplifier time constants. As will be discussed, however, the SiDD anode signal itself presents a lower limit on 't.
We have summarized our system measurements in Table I as well as including an estimate of the limiting single-track position resolution based solely on system electronics performance. A few comments about Table I are required:
1. The system resolution measurements were obtained from the width of the 59.4 keY 241Am peak. 2. The ~ts calculated is obtained from Eq. 4 above and assumes a signal of 60 keY.
3. The position resolution is calculated for a pSiDD using the product of the hole mobility (480 cm2N-sec), the electric field (500 Y/cm, the magnitude of the field used in these measurements) and the calculated time resolution. Figure 4 shows a plot of the expected rms time variance, a(t), as a function of the detector length. The upper curve in Figure 4 is the calculated rms spatial broadening as a function of drift distance from the anodes; note that for a given distance the spatial broadening is identical for both electrons and holes. The lower two curves represent the calculated rms time spread as a function of drift distance from the anodes for n-type and ptype SiDDs; note that the time spread is different for electrons and holes by a factor of (~h/'Jle). Table I were calculated by neglecting that the signals from the SiDD anodes are Gaussian functions of time [6] and have a finite rise time. The anode signal rise time depends on the time variance as follows:
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The significant change in a(t) across the 4 em long pSiDD does not permit, for optimum timing, the use of a fixed amplifier time constant. To obtain the optimum timing the amplifier time constant should be matched to the signal rise time, or 2 t"" a(t) (8) Comparison of the calculated spatial resolution in Table I with the expected spatial variance in Figure 4 shows that our electronics, when approximately matched to the expected anode signal rise time, does not contribute significantly to our measurements. We make use of this result in our estimates of double-track resolution in the following section. Gaussians. This demonstrates that a separation of more than 3a is needed for the charge sensitive preamplifier to resolve two peaks without further signal processing techniques.
Our experimental arrangement for making the double track measurements is shown in the insert of Figure 6 . The glass plate in the figure is a chrome photolithography mask on which a pattern of 5 Jlm x 100 Jlm holes was etched. The photomask is aligned to the detector such that the 100 Jlm hole dimension is parallel to the pSiDD cathode stripes; the photomask can be placed directly on the detector, pattern side down, since the mask is made of insulating chrome oxide. The laser is de focused to spread light over several of the pinholes in the opaque chrome, in order to simulate multiple simultaneous tracks through the pSiDD. The intensity of the laser was adjusted to generate charge signals approximately equivalent to those deposited by minimum ionizing particles. Results of this measurement are shown in Figure 6 . The shaping amplifier time constant used in these measurements was 20 ns. Four distinct peaks can be seen, corresponding to signals coming through seven pinholes in the mask. The holes are spaced at intervals of 50, 100, 150, 300, 600 and 1200 J.Lm. The peaks centered at 336 ns, 568 ns, and 1053 ns are due to light entering through single holes. The feature centered at 148 ns represents a superposition of signals from the four holes spaced 50, 100, and 150 Jlm away from each other. Thus, the smallest separation between two pinholes which could be resolved was 300 J.Lm. The placement of the chrome mask on the detector (at about 4 mm from the anodes) was such that the time spread, a(t), was -40 ns.
As seen in Figure 5 , the holes in the plate must be more than 3 cr(t) (120 ns or 300 J.Lm) apart in order to be resolved by these electronics. Therefore, the results at small pinhole spacings in Figure 6 are consistent the discussion above.
The solid line in Figure 6 shows a fit of four Gaussians to the data. The width of the Gaussians is 65 ns. As shown in Table II , the fitted centroids of the signals match the time separations calculated from the known spacings between the pinholes very well. This result confirms our estimates in Table I that our electronics system noise would not influence the double-track measurements.
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IV. DEVELOPMENT OF POLY -SI VOLT AGE DIVIDER
We have developed a process for fabricating a polycrystalline silicon (poly-Si) voltage divider on the pSiDDs. Since the position resolution of the SiDD depends on maintaining a constant carrier drift velocity and thus a constant drift field, the voltage divider resistors must be uniform. There have been several approaches to integrating bias resistors on silicon drift detectors. The Brookhaven n-type SiDD design used lightly ion implanted regions at the edges of the cathodes to make a resistor chain on the detector [7] . Other resistor integration schemes [8, 9] have utilized the repeating MOSFET-like structure of the cathodes by depositing a metal gate over the Si02 region separating the cathodes.
The poly-Si approach has several advantages over the techniques mentioned above: e.g., poly-Si can better withstand high voltages than lightly implanted silicon resistors which are likely to exhibit punchthrough, and poly-Si resistors are neither voltage-dependent nor constrained within a small range of operating voltages, as they are with the MOS voltage dividers. Furthermore, it was believed that poly-Si would yield better uniformity of resistances than the other techniques, due to the good thickness control attainable with the low pressure chemical vapor deposition method used. Poly-Si resistors have been used for integrated circuits [10, 11] and silicon strip detectors. The resistivity of poly-Si can be varied between -106 and -I0-3 .Q-cm by varying dopant concentration [12] , and thus easily allows fabrication of resistors within our target range of 200-300 kQ. This range of resistance values was determined by compromising between the need for a high resistance value to limit power dissipation and the need for a lower resistance value so that small fluctuations in resistor current do not lead to large voltage fluctuations. A main concern in designing the fabrication process to yield precisevalued resistors was that the resistivity of poly-Si varies very rapidly with dopant concentration, so that small fluctuations in dopant concentration would result in large variations in resistor values. For this reason, ion implantation was chosen as the doping method, since it allows good control over dopant concentration and uniformity.
The proposed structure of the poly-Si resistor network, as it will be incorporated on to the pSiDD, is shown in Figure 7 . Low temperature chemical vapor deposition is used to deposit a Si02 spacer layer over the detector after the n+ and p+ regions have been patterned and to deposit an undoped amorphous Si layer over the Si(h. The amorphous Si layer is ion implanted with phosphorus and then annealed to activate the dopants and to yield polycrystalline microstructure. The resistors are then patterned and etched. Contacts between the resistors and cathodes are formed by etching windows in the low temperature -8-Si02 layer and depositing and patterning Al contacts. Resistors fabricated, using this process have been tested alone but not as yet integrated on to the detectors.
To determine the phosphorus implant dose, we fabricated resistors using four different implant levels. The sheet resistance vs. implant dose is shown in Figure 8 . The data indicate that the sheet resistance varies less rapidly at higher doses, which means that, for higher doses, local fluctuations in implant dose will have less effect on resistance. The resistors fabricated using this technique were quite uniform; the measured variation in sheet resistance over an 8 cm2 area was ±2% at lx1QI4 cm-2 and ±1% at 1x1QI5 cm-2.
V. CONCLUSIONS
We have highlighted some of our recent research and development on p-type silicon drift detectors.
In particular, we have demonstrated a novel technique for measuring the doubletrack resolution capabilities of these detectors and have also shown results on a possible technique for fabricating the precise, high-valued resistors needed for biasing the detectors.
Using "off-the-shelf' electronics we have been able to resolve double tracks separated by about 300 Jlm on the detector, which corresponds to a count rate of about 8 MHz. As noted in the paper, this rate was limited by our use of a charge sensitive preamplifier, not by the p-type silicon drift detector itself.
The excellent resistor uniformity from the ion-implanted polysilicon process described should allow creation of more uniform drift electric fields than we have presently been able to realize. Using the double-track measurement capability that we have developed, we expect shonly to confirm the viability of the polysilicon resistor approach.
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